ABSTRACT This paper presents a general dimension reduction method for the dispersion modeling of current and charge sources of semiconductor devices including HEMTs, LDMOS, and HBTs. The dimensions that are easily handled are represented by the existing empirical or physical functions, while those dimensions that are difficult to tackle with or have limited measurement data are represented by the Taylor expansion. In this paper, an AlGaN/GaN HEMT was taken as the example device to illustrate how this method can be applied to handle the comprehensive dispersion effects induced by thermal and charge trapping. The dimensions of terminal voltages (V gs , V ds ) are characterized by the 10-parameter Angelov function, while the remaining dispersion-related dimensions (channel temperature T j and drain trap state φ D ) are expressed by the Taylor expansion. The constructed drain current source (I ds ) model is able to predict a number of pulsed I -V s with various channel temperature and quiescent biases. Finally, the analytical large signal model was implemented in the advanced design system, and several RC sub-circuits with multiple time constants were exploited to implement the dispersion model in the simulator. Good agreement has been achieved for both small-signal and large-signal characteristics of the investigated devices.
I. INTRODUCTION
Good transistor models are essential for efficient computeraided-design (CAD) of nonlinear microwave and RF circuits, monolithic microwave integrated circuits (MMICs), power amplifiers (PAs) and nonlinear RF systems [1] . Empirical models have shown great success for industrial applications in the last decades due to its robustness, good accuracy, and high simulation efficiency [2] - [17] . However, to accommodate rapidly evolving semiconductor material technologies and systems (e.g., GaAs pHEMTs, InGaAs pHEMT, SOI, LDMOS, GaN HEMTs, etc.), the complexity of empirical models persistently increases to capture the comprehensive dispersion effects like self-heating and charge trapping [12] - [17] , which make the conventional modeling work sophisticated and time-consuming. In addition, the increasing complexity of the model may lead to overfitting problems, especially when limited data are available for the model construction. In consequence, those models may give nonphysical response.
In this work, a general dimension reduction method is developed to address the multi-dimensional problems in the current semiconductor device modeling technique. The terminal voltage related dimensions are described by the existing well-defined empirical functions, whilst other dimensions (such as thermal and traps) which are tough to deal with are represented by Taylor expansion. In this way, the comprehensive dispersion effects in the emerging semiconductor devices can be easily modeled. Moreover, the proposed approach can be easily adopted in current empirical models and it is independent of semiconductor materials and processes, which would effectively shorten the development procedure for future compact modeling of semiconductor devices.
Wide bandgap semiconductor like AlGaN/GaN HEMT is becoming an attractive alternative for the design of high power RF circuits and MMICs [18] - [28] . The desirable characteristics of high power density and high frequency operation not only boost the microwave system performance, but also contribute to the integration and minimization of circuits and modules. However, these high power density devices exhibit strong dispersion effects like self-heating and charge trapping when they are pushed hard to achieve increased efficiency and output power [29] - [33] , which would lead to significant deviation and degradation of the circuit performance. As a result, a model which is able to accurately predict these side effects is crucial for the computer aided design (CAD). Therefore, in this paper, we take AlGaN/GaN HEMT as the example to illustrate how the proposed dimension reduction method can be applied for the accurate modeling of dispersion effects.
A commercial 2×400 µm (2 fingers with 400-µm gate width) GaN HEMT from Dynax Semi., Inc. with the product ID C324009149, is employed for the investigation. In this work, the input of the current and charge sources of the GaN HEMT are composed of terminal voltages (V gs , V ds ) and auxiliary variables (channel temperature T j and drain trap state φ D ). The dimensions of port voltages are characterized by 10-element Angelov function [2] , [3] , while the dispersion states are represented by Taylor expansion. Narrow pulsed I-V (PIV) equipment (400ns pulse width with duty cycle of 0.1% for both gate pulser and drain pulser) is exploited to sample the I-Vs of the GaN HEMT with frozen dispersion state. The final current source model is expressed as the linear combination of several empirical functions, and the proportion of each function is determined by the dispersion states.
A large signal model is implemented in Advanced Design System (ADS). Extensive simulations have been carried out to validate the proposed model. Excellent agreement has been achieved between the measurement and simulation for both static and RF characteristics, including pulsed/continuous I-V, multi-bias S-parameters, power sweeps, and load-pull contour, etc.
Concrete theory and detailed modeling procedure are provided in this paper, which is a comprehensive extension to our previous work [34] . Section II introduces the proposed dimension reduction method. The dispersion modeling of the drain current of GaN HEMT is demonstrated in Section III-A; Section III-B describes the measurement setup for pulsed I-Vs and the validation of the drain current source model; Section III-C introduces the modeling of nonlinear intrinsic capacitances. Section IV shows the validation of the large signal model for the investigated GaN HEMT; the conclusion is drawn in Section V; and an extra example of the thermal modeling of LDMOS is given in the Appendix to demonstrate the generality of the proposed method.
II. GENERALLY DIMENSION REDUCTION METHOD
Let us first define a multivariable function f (p, q), where
The dimension q is behaving as monotonic or quasi-linear within the interest region, which will be represented by Taylor expansion; the dimension p is highly nonlinear and is characterized by well-defined empirical or physical functions. Then the function f (p, q) can be approximated by expanding dimension q at quiescent point q 0 [35] 
where q 0 is the expansion point, ∇f (p, q)| q=q 0 is the Jacobian, and Hf (p, q)| q=q 0 is the Hessian matrix at point q 0 . They are given by
The key of the expansion procedure is to determine the Jacobian and Hessian matrices. The dimension q of the original function f(p, q) is reduced, and the function form is degenerated to (1) . To illustrate how we apply this dimension reduction method in device modeling, the modelling of GaN HEMT drain current source is demonstrated as an example.
III. MODELING OF GAN HEMTs
The intrinsic nonlinear model for the investigated GaN HEMT is shown in Fig.1 , which consists of the nonlinear capacitances, the current source and the corresponding trapping and thermal sub-circuits. The microphotographs of the investigated GaN HEMT device and the on-wafer PIV measurement system are illustrated in Fig.2 . Detailed model extraction procedure is given in Fig.3 . The procedure includes the extraction of extrinsic parasitics, construction of intrinsic nonlinear current/charge sources, and the tuning strategy for the final large signal model generation.
A. GENERAL DIMENSION REDUCTION METHOD FOR DRAIN CURRENT SOURCE MODELLING
Based on our experiment results shown in Fig.4 , the gate trap can be safely neglected, as the pulsed I-V characteristics do not vary significantly under different gate quiescent voltages. Thus only drain trap is considered in this work.
As given in Table 1 , the drain current source is dependent on both terminal voltages (V gs , V ds ) and auxiliary variables including channel temperature (T j ) and drain trap state (φ D ).
The dispersion states can be identified from the PIVs, which are given by where V DSQ is the drain-source quiescent bias of the PIVs, or more precisely, the averaging drain-source voltage.T amb is the ambient temperature.P diss is the average dissipated power, and R th is the thermal resistance. It should be noted that, the drain trap φ D in TABLE 1 is the maximum of the drain voltage, which can be obtained by implementing an envelope tracking circuit. However, this requires more advanced measurements like double pulsed I-V or time domain data collected from a nonlinear vector network analyzer (NVNA) [1] . As these measurements are not available to us currently, we choose the averaging drainsource voltage to represent the drain trap state. As a matter of fact, the well-known ASM-HEMT compact model [36] also utilizes the averaging gate and drain voltage to linearly modify the threshold voltage and access resistance to capture the trap effects. As will be shown in the following sections, the proposed model predicts small and large signal characteristics with satisfying accuracy. Thus we believe this approximation does not introduce much error for GaN HEMT device modelling.
Let us denote p = V gs , V ds and q = ∅ D , T j , then the drain current source can be expressed as
Here I d (p, q) is approximated by its first order expansion for simplicity, which is given by
For a given dispersion state
, the current source is expressed as (7), we have
Rearrange (8) as
where
Then the Jacobian J Id can be determined from (9) uniquely. Here we will show the solution in two cases:
1) The number of equations is equal to the number of variables to be determined, i.
In this case, the Jacobian J Id is given by
2) The number of equations is larger than the number of variables to be determined, i.
In this case, the Jacobian J Id can be solved by regression in the sense of least-square, and it is given by
The Jacobian will be the linear combination of I
, which can be obtained from narrow pulsed I-V measurement, and further fitted by empirical or other well-defined analytical functions. Given any new terminal voltages and dispersion states, the I-V response will be simulated from (7).
Generally, the first order approximation given by (7) is enough for most applications. However, if dispersions exhibit strong nonlinearity over the interested region, then higherorder approximation should be utilized, and the detailed theory is given in the appendix.
B. PULSE I-V MEASUREMENT AND DRAIN CURRENT SOURCE MODEL
Since the dimension (q = [∅ D , T j ]) to be expanded is 2 in our case, it requires at least 3 pulsed I-V datasets to determine the quiescent expansion point as well as the Jacobian. The detailed measurement setup for PIVs are listed in Table 2 .
In Table 2 , V GSQ and V DSQ are the corresponding quiescent gate and drain bias for PIVs;P diss is the quiescent dissipated power, which is 0 for the three PIVs since they are all biased at pinch off region; T amb is the ambient temperature; φ D is the drain trap state, which can approximately identified as the quiescent drain bias as indicated in (4); the channel temperature T j which includes ambient temperature and selfheating effects is evaluated by (5) .
By substituting the information of PIVs in Table 2 to (8)- (11), we obtain
The Jacobian is easy to be evaluated by substituting (14) and (15) into (12) , and it is given by
The Jacobian can be further expressed as
The final drain current source model can be obtained by substituting the Jacobian (16)-(18) to (7) Table 2 , (19) can be rearranged as
At this stage, no optimization is involved, and the next step is to utilize empirical function to individually fit each pulsed I-V dataset I
V gs , V ds . For III-V FETs, the emprical function can be Angelov [2] , EEHEMT [37] , or Fager Model [38] , [39] . In this work, a 10-parameter Angelov model is used for simple demostration [2] 
The optimized parameters for all I
V gs , V ds are given in Table 5 in the Appendix. The physical meaning of dispersion coefficients can be interpreted as the degree of the current collaspe due to the dispersion effects. Due to the well defined empirical fuction of I (k) d , these disperison related coefficients exhibit expecting behaviour within or even beyond measurement range.
Though dispersion modeling of GaN HEMT using Taylor expansion was proposed by previous work [40] , the Jacbian and Hessian matrices are stored as look up tables or artificial neural networks. As is known to us, one of the major problems for table or neural based approaches is that the model may be unpredictable beyond measurement region, especially when the devices are driven to the region of high power, or the region below cut off, where the values for look-up tables are not defined. As a result, non-convergence or non-physical simulation results will easily occur. For table based method, the high order harmonics depedend on the intropolation and extropolation algorithms used during the simulation. Finally, comparied with emprical model, the neural or table based models are difficult to be tuned with load-pull or large signal time doman measurement data, which will potentially limit their industrial applications.
Substituting the information of I Table 2 into (20), we can obtain
The results of (26)- (28) are not suprising, since those three pulsed I-Vs are exploited for the model construction, thus can be uniquely recovered. The model predictions in Fig.5 (a)-(c) are also the relults simulated from the final drain current source model as presented in (20) .
More pulsed I-Vs have been utilized to further validate our drain current source model as demostrated in Fig.6 . By simply substituting the quiescent bias and channel temperature into (20) , our model has been verified and we are able to accurately predict the drain current for various drain trap and thermal states. The pulsed I-Vs are all biased (marked as black solid circles) below thershold voltage to avoid selfheating. The channel temperature is controlled by the thermal chuck, and the trap state is controlled by quiescent drain bias. The current collapse due to drain traps can be observed by comparing Fig.6 (a)-(b) , (c)-(d), and (e)-(g), while the current collapse due to thermal effects can be observed by comparing Fig.6 (b)(d)(g) . Fig.7 enables us to take a closer look on how the traps and thermal effects are correctly captured by the model. Fig.7 (a) shows the measured and simulated drain currents with the quiescent drain bias values of 0 V, 28 V and 48 V under the same ambient temperatrue of 65 • C, and it is clear that the model is able to accurately predict the current collpase as the trap levels up. Fig.7 (b) presents the drain current under the ambient temperature of 25 • C, 85 • C and 125 • C with the same drain bias of 48 V. The significant current degradation due to the trap and thermal effects is accurately captured by the model, which is of great importance for the circuit design.
C. NONLINEAR CAPACITANCE MODELLING
In this work, Angelov empirical capacitance models are utilized for simple demonstration.
1) NONLINEAR GATE-SOURCE CAPACITANCE
The nonlinear gate-source capacitance is given by [2] 
The parameters of C gs is given in the Appendix Table 6 .
2) NONLINEAR GATE-DRAIN CAPACITANCE
The nonlinear gate-drain capacitance is given by [2]
The parameters of C gd is given in the Appendix Table 7 .
3) NONLINEAR DRAIN-SOURCE CAPACITANCE
The Drain-source capacitance is simply modeled by
The parameters of C ds is given in the Appendix Table 8 . VOLUME 6, 2018
4) CHARGE IMPLEMENTATION
With the consideration of the simulation convergence, all the nonlinear capacitances are implemented as charge sources [2] Q gs = C gs V gs , V ds · dV gs (36) Q gd = C gd V gs , V gd · dV gd (37) Q ds = C ds (V ds ) · dV ds (38) The detailed expressions of the charges are available in [2] .
D. GATE DIODE MODELING
The gate diodes are given by [33] ID gd = I gd0 · e k gd ·V gd − 1 (39)
The parameters of the gate diodes are listed in the Table 9 in the Appendix.
IV. LARGE SIGNAL MODEL VERIFICATION
The large signal model has been implemented in Advanced Design System, and delivered to our collaborator Dynax Semi., Inc. for comprehensive verification in the form of PDK.
Due to the measurement or process uncertainty, the final large signal model has to be tuned based on the dc and RF characteristics, including continuous I-V, power sweep, loadpull contour, and so on. The following sub-section introduced the tuning procedure, and the remaining sub-sections present extensive model validations.
A. MODEL TUNING
The step-by-step model tuning is given by the following procedure.
1) TUNE THE I-V COEFFICIENTS BASED ON STATIC I-V MEASUREMENTS
After implementing the large signal model in ADS, the parasitic resistances are slightly tuned to best fit the S-parameters, which will lead to some discrepancy of the static I-V performance, like knee voltage shift and intrinsic gate voltage shift. Thus, the model should be slightly tuned for the final application. Recall the drain current model from equation (20) here
The static I-V are simulated based on the combination of three independent I-V expressions. Trap and thermal level will determine the portion of each I-Vs. For static I-V, the 
2) TUNE THE NONLINEAR CAPACITANCE BASED ON POWER SWEEP AND LOAD-PULL CONTOUR
From our experience, slight tuning of the coefficient C gs0 in gate-source capacitance and C gd0 in gate-drain capacitance could achieve satisfactory results on power sweep, and by making the drain-source capacitance nonlinear, the center point for power-added efficiency contour could be improved. The final model parameters for the nonlinear capacitances are listed in the appendix.
B. STATIC I-V VALIDATION
As shown in Fig.8 (a) , this model is able to predict the static current accurately from low to high gate bias region. In addition, the current collapse due to the selfheating is also correctly captured, which validates the proposed thermal model. In order to observe the trapping effects, the trap coefficient is set to be zero, and the static I-V overestimates the drain current without the consideration of trapping modeling, as clearly illustrated in Fig.8 (b) . 
C. SMALL-SIGNAL S-PARAMETERS VALIDATION
S-parameter simulations of the GaN HEMT Model with the drain bias of 48 V, gate bias of -2.3 V to 1.7 V, are performed over the frequency from 1 to 6 GHz, which agree well with the measurements as shown in Fig. 9 . As small signal model is derived from the drain current source and other nonlinear capacitances, the good agreement indicates that the intrinsic nonlinear current source and capacitances are well modeled, and the parasitic extrinsic and intrinsic elements are also correctly extracted. As the application frequency of this device is relatively low, the kink effects on S22 due to the high trans-conductance is not that significant [40] . The temperature induced small signal performance variations are also accurately predicted, as shown in Fig.10 . This indicates that the temperature influence on the drain current is successfully captured in the proposed model. Fig. 11 shows the comparison of the load-pull contours of the output power and power-added efficiency. The simulated maximum output is 38.5 dBm, which is close to the measurement of 38.6 dBm, with an error of 0.28%, and the optimum load point is also well predicted. The simulated maximum power-added efficiency is 60.9%, which is also near the measurement of 58.9%, with an error of 3.4%, and the optimum load point is also around the measured one. Table 3 shows the optimal load conditions for maximum output power and power-added efficiency. This information is crucial for designing high performance power amplifiers. The predicted output power and power added efficiency under different loads are also in good agreement with measurement as shown in Fig. 12 .
D. LOAD-PULL VALIDATION

E. POWER SWEEP VALIDATION
In addition to the output power and PAE contour verification, the power sweep validation (under room temperature of 25 • C) is conducted at the optimal PAE load, optimal output power load, and arbitrary load respectively. The results are presented in Fig.13 . This model is able to accurately predict the gain compression up to 5 dB. The maximum absolute errors for these three output power performances are within 0.25 dB, and absolute errors of PAE are within 3% under optimal load conditions. It can be seen from Fig. 13 (b)(d)(f) that the saturated delivered power is also correctly captured, which is crucial for power amplifier design. In order to verify the electro-thermal effects, the power sweep is also conducted under an ambient temperature of 85 • C and 150 • C. As shown in Fig. 14, the proposed model is able to predict the degradation of output power and efficiency when the temperature rises.
V. CONCLUSION
This paper presents a general dimension reduction method for the dispersion modeling for semiconductor devices. This methodology fully utilizes the existing knowledge for the device modeling by exploiting empirical or physical functions to describe the dimensions of the port voltages, and also greatly extends the ability to characterize the new dispersion effects by introducing the general Taylor expansion method. A GaN HEMT is employed as the example device to illustrate how this method can be applied to address the trap and thermal effects. The model is validated by accurately predicting the drain current under various trap and thermal states, and also the large signal characteristics including load-pull contour, power sweep, and so on. This approach is applicable to both current and charge source dispersion modeling, and can be conveniently adapted for various semiconductor devices including FETs, LDMOS, and HBTs, etc. (an extra example of dispersion modeling of LDMOS is given in the Appendix), which is valuable for both academic research and industry application. details for the second order approximation. Recall that
Let us denote J f = ∇f (p, q)| q=q 0 , H f = Hf (p, q)| q=q 0 .The dimension of J f is 1 × M , while the dimension of H f is M ×M . Including the quiescent expansion point, there requires at least 1 + M + M 2 frozen dispersion states q k , which is too much for the realistic application. However, if we assume that the dispersion variables are independent from or not correlated to each other, then the Hessian matrix can be reduced to a diagonal matrix
The total variables to be determined is reduced to 1 + 2M . For the dimensions which shows strong linearity, the corresponding diagonal value of the Hessian can be set to be 0. The procedure to calculate the Jacobian and Hessian are similar to the one described in Section III.
B. DIMENSION REDUCTION METHOD FOR THE DISPERSION MODELING OF LDMOS
Section III applies the dimension reduction method for the dispersion modeling of a GaN HEMT. In this sub-section, we will present one more example of the dispersion modeling of LDMOS based on second-order approximation.
The dimension of port voltage (V gs , V ds ) will be reserved and described by empirical function, while the dimension of channel temperature is represented by the second-order Taylor expansion: 
Rearrange (46) as
where 
The Jacobian and Hessian matrices will be the linear combination of I j , which can be obtained from narrow pulsed I-V measurement, and further fitted by empirical or other well-defined analytical functions (see [38] , [42] ). Given any new terminal voltages and channel temperature, the I-V response will be simulated from (45).
To fully validate the generality of the proposed dimension reduction technique, a commercial device of Ericsson's RF LDMOSFET PTF10107 is employed for model verification. The terminal voltage dependence is described by a simple 9-parameter equation, which is given by 
